Improving the Performance of Concatenated Convolutional Codes in the Error Floor Region by Dinh, The Cuong et al.
50 REV Journal on Electronics and Communications, Vol. 2, No. 1–2, January – June, 2012
Regular Article
Improving the Performance of Concatenated Convolutional Codes
in the Error Floor Region
The Cuong Dinh1, Xuan Nam Tran1, Huu-Tue Huynh2
1 Department of Communication Engineering, Le Quy Don Technical University, 100 Hoang Quoc Viet,
Nghia Do, Cau Giay, Ha Noi, Vietnam.
2 School of Electrical Engineering, International University, Vietnam National University, Ho Chi Minh
City, Vietnam.
Correspondence: Xuan Nam Tran, namtx@mta.edu.vn
Manuscript communication: received 20 April 2011, accepted 26 May 2012
Abstract– The idea of the Bit-Interleaved Coded Modulation with Iterative Decoding (BICM-ID) is applied to classic
schemes of both parallel and serial concatenation of convolutional codes (PCCC and SCCC) with Binary Phase Shift Keying
(BPSK) modulation. Simulation results show that slightly modified PCCC and SCCC schemes provide significant improved
performance of the encoder in the error floor region in terms of much lower bit error rate (BER).
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1 Introduction
In 1993 a new class of concatenated codes called turbo
codes was introduced [1]. Turbo codes outperform the
most powerful codes known to date, but more im-
portantly, they are much simpler to decode. A turbo
encoder is a combination of two simple systematic
recursive convolutional (RSC) encoders ENCODER1
and ENCODER2, each using a small number of states,
as shown in Figure 1. For a block of k information
bits, each constituent code generates a set of parity
bits. The turbo code consists of the information bits
s and both sets of parity, say p1 and p2. The key
innovation is an interleaver INT which permutes the
original information bits before encoding the second
code. If the interleaver is well chosen, the resulting
code achieves performance similar to that of Shannon’s
random codes [2].
Turbo decoding uses two simple soft-input soft-output
(SISO) decoders, namely DECODER1 and DECODER2,
individually matched to the simple constituent codes.
Each decoder sends likelihood estimates of the decoded
bits to the other decoder, and uses the corresponding
estimates from the other decoder as a priori likelihoods.
The constituent decoders use the maximum a posteriori
(MAP) bitwise decoding algorithm. The turbo decoder
iterates between the outputs of the two decoders until
reaching satisfactory convergence. The final output is
a hard-quantized version of the likelihood estimates of
either of the decoders.
The original turbo codes were based on parallel
concatenations of convolutional codes (PCCC). Later,
similar codes were developed at JPL based on serial
concatenation [3] and hence called serially concatenated
convolutional code (SCCC). For a block of information
bits, the outer encoder generates a codeword whose
bits are permuted by an interleaver, and the permuted
bits are input to the inner encoder. The output bits of
the inner encoder form the codewords of the SCCC, as
shown in Figure 2. Serially concatenated codes offer the
potential of somewhat better performance than parallel
concatenated codes, including lower error floors. This
can be explained by observing the equivalent structure
of the turbo encoder in Figure 3, where only systematic
bits on the output of the RSC outer encoder is permuted
by the deinterleaver and is then encoded by the inner
encoder.
Upper bounds on the error rate achievable by maxi-
mum likelihood decoding of a turbo code have been
obtained by a union bounding technique [4]. These
bounds are expressed in terms of the joint input and
output weight distribution of the constituent codes,
with an assumption of random, independently chosen
permutations of the input data before each constituent
encoding. Two characteristic features of turbo code
performance are the small Bit Error Rate (BER) achieved
even at very low Signal-to-Noise Ratio (SNR) Eb/N0
and the flattening of the error-rate curve – the so called
“error floor” – at moderate and high values of SNR. An
explanation for both of these phenomena was given by
an analysis of the distance spectrum of turbo codes. It
was shown in [5] that, at moderate-to-high SNR, the
performance approaches the free-distance asymptote
(theoretical bound) given by







where R is the code rate, dfree is the code free dis-
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Figure 4. Illustration of turbo code error floor.
tance, Nfree is the multiplicity of the minimum-weight
codewords, N is the interleaver length, and wfree is the
average information weight of input sequences causing
free-distance codewords. The typical behavior of the
BER curve of turbo encoders is shown in Figure 4.
The error floor of turbo codes is not an absolute
lower limit on achievable error rate, but it is a re-
gion where the slope of the error rate curve becomes
dramatically lower. This was basically due to poor
interleaver design and/or truncations in the decoding
algorithm. Many studies done in the last few years
have shown that properly designed Parallel and Serial
concatenated schemes have very low error floor, that
they can perform at 0.1 dB from capacity (see [6] and
references therein). Other theoretical and simulation
results have shown that an accurate estimation of the
SNR is not necessary [7], the decoder complexity is well
within the capability of the current technology [8]–[10],
and the delay is not at all significant at data rates used
currently in almost all communication systems [11].
With a double-binary circular recursive systematic con-
volutional component code [12] used in a turbo scheme
adopted for the DVB standard, no error floor appears
regardless of the block size or coding rate down to BER
of 10−8. The same behavior was reported in [13] for
serial concatenated codes and target BER of 10−10.
For Gaussian channels, turbo coded modulation tech-
niques can be broadly classified into binary schemes
and Turbo Trellis Coded Modulation (TTCM) [14]. Bit
interleaved coded modulation with iterative decoding
(BICM-ID) [15] is a special case of serial concatenated
codes where the encoder employs a convolutional code
serially connected to a signal mapper through a bit
interleaver. In the concept of TTCM, many studies have
recently been done in the efforts to design BICM-ID
systems in which a turbo code is employed at the
transmitter to improve the spectral efficiency of the
transmission using turbo codes [16]. In this paper, we
show that the principle of BICM-ID can be extended to
binary modulation schemes of turbo codes in order to
improve their performance in the error floor region. If
we consider the binary (±1) modulated output 3-tuples
of a rate-1/3 turbo encoder at each input bits as a 3-
dimensional (3D) signal point, then a suitable mapping
from 3-bit blocks in the output of the turbo encoder
to the 8-point 3D signal cube creates three equivalent
parallel binary channels with higher effective SNRs
and, hence, gives raise to larger effective free distances.
According to (1), this lowers the value of BER at the
error floor.
The rest of the paper is organized as follows. In
Section 2 we describe the system model for the new
proposal for PCCC schemes. Section 3 is devoted to
new SCCC schemes. Finally, some conclusions are pre-
sented.
2 Parallel Concatenation System Model
for Modified Turbo Codes
Consider a structure of a generic turbo encoder con-
sisting of two rate-1/2 recursive systematic convolu-
tional (RSC) consistent encoders, concatenated in par-

















Figure 5. Parallel concatenation of a RSC code and a BICM
subsystem.
allel through an interleaver pi. Each data frame u =
(u1, u2, . . . , uN) appears to the output of the turbo
encoder as a sequence of information (systematic) bits
s = (s1, s2, . . . , sN), where sn = un, for 1 ≤ n ≤ N, and
at the same time is encoded by the first RSC encoder to
form the parity check sequence p1 = (p11, p12, . . . , p1N).
The interleaved version pi(u) = (upi(1), upi(2), . . . , upi(N))
of the information sequence u is encoded by the second
RSC encoder to form the parity check sequence p2 =
(p21, p22, . . . , p2N). Then s, p1 and p2 are multiplexed
and punctured if it is needed for coding rates higher
than 1/3. Here we do not consider puncturing, so
that we can denote the output of the turbo encoder
by a sequence c = (c1, c2, . . . , cN) of binary triplets
cn = (sn, p1n, p2n). From now on the index n and the
index i satisfy 1 ≤ n ≤ N and 1 ≤ i ≤ 3.
Consider the Additive White Gaussian Noise
(AWGN) channel with Binary Phase Shift Keying
(BPSK) modulation and one-side noise power spec-
tral density N0. Let the received signal sequence r =
(r1, r2, . . . , rN) consists of triplets




2n) + (zn1, zn2, zn3), (2)
where zni are i.i.d. Gaussian noises with a zero mean







are modulation signals corresponding to binary triplets
cn = (sn, p1n, p2n) under a mapping rule cn = µ(sn).
Classic binary schemes of turbo codes have used bit-
by-bit mapping from a bit x ∈ {0, 1} onto a signal set
y ∈ {±1} by the rule y = 2x− 1.
This paper proposes the removal of independence of
the bit-by-bit mapping. Instead, we present a method
of mapping each binary triplet into a set of 8 vertices
of a 3D cube formed by modulated signal triplets,
in such a manner that the combination of the turbo
encoder and the modulator can be seen as a parallel
concatenation of a RSC code and a BICM subsystem
with an inline interleaver (Figure 5). In this figure,
the combination of the second RSC encoder, the de-
interleaver, and the modulator forms the BICM sub-
system. Sequences s and p1 are correlated due to the
structure induced by the first RSC encoder, while the
sequence p2 is not correlated to the both of sequences
s and p1 due to the interleaver. Thus the 3D mapping
rules cn = µ(sn) can be reduced to a 2D mapping
of pairs (sn, p2n), plus the traditional mapping rule
for the bits p1n. The iterative decoding in the receiver
end can then exploit the advantage of different signal
mapping in order to improve the system performance.
Figure 6 shows some labelings of the 2D signals that are
investigated in this paper. To employ the traditional bit-
( 1, 1)  ( 1, 1) 
( 1, 1)  ( 1, 1) 
2D signal
(1,1)










Figure 6. Different mappings of the 2D signals.
by-bit mapping in the block MUX∝MOD, pairs of bits
(sn, p2n) are put through a linear transform which can
be represented in the form of a matrix (2). Namely, with
multiplication and addition operations in GF(2) we can
write (s+n , p
+
2n) = (sn, p2n)× T, where T = G for Gray
mapping, T = A for the Mapping A, and T = B for
the Mapping B (see Figure 6). We note that Figure 5 is
just to show the idea of using the BICM-ID principle for
turbo codes. The linear transform, indeed, is performed


















Accordingly, the decoder now performs an iterative
decoding that exchanges extrinsic information between
a Soft-Input Soft-Output (SISO) decoder for the cor-
responding BICM-ID system [15] and a SISO decoder
for the RSC code. The SISO decoder for the BICM-
ID subsystem is formed by a SISO decoder for the
RSC code and a Symbol-to-Bit Converter (SBC), which
computes Log-Likelihood Ratios (LLRs) of the coded
bits based on the received signals. In this paper we
employ the A Posteriori Probability (APP) decoder [17]
to decode RSC codes. The SBC is designed as follows.
Each channel observation triplet rn = (rn1, rn2, rn3)
is fed to the BSC together with the a priori informa-
tion LA(cni) as a feedback from the update channel
information L′c of the first and second SISO decoders
(at the first iteration these values are set to zero). The
Log-Likelihood ratio values LLR(cni|rn) of bits cni, for
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P(rn|sn) exp( 12 〈cn,[i], LA,[i]〉)
∑
sn∈Si,0
P(rn|sn) exp( 12 〈cn,[i], LA,[i]〉)
, (4)
where Si,u = {sn = µ(cn) : cni = u} is defined as
a subset consisting of signals whose binary label has
the bit u ∈ {0, 1} in the i-th position according to the
mapping rule µ. Denote by 〈a, b〉 the inner product of
two vectors. Let cn,[i] be a vector resulted from cn by
deleting its i-th component, and let LA,[i] be a vector
resulted from LA by deleting its i-th component. For
the AWGN channel we have [18]
P(rn|sn) =
exp(− 12σ2 ‖ rn − sn ‖2)√
2piσ2
. (5)
The sequence of values LLR(cn1) is permuted by the
same interleaver as in the turbo encoder. The per-
muted sequence is then interlaced with the sequence
LLR(cn3) to form a sequence of channel observation
pairs (LLR(cn1), LLR(cn3)) which are fed to the input
Lc of the second SISO decoder. Input Lu of the second
SISO decoder is the permuted sequence of the updated
extrinsic information L′u of the first decoder (at the first
iteration these values are set to zero). The sequence of
updated extrinsic information on the output L′u of the
second decoder is de-interleaved and is then fed back
to the first decoder together with channel observations
LLR(cn2).
We present simulation results for modified turbo
codes (PCCC) in Figures 7, 8, 9 and 10. For constituent
4-state RSC encoder of generators [1+ D+ D2, 1+ D2]
(with 1 + D+ D2 as the feedback), simulation is done
for interleaver lengths of 512, 2048, and 4096 bits. For
the component 8-state RSC encoder we give simulation
results for the 512-bit interleaver. To ease the interleaver
generation, we use the algorithm which has been pro-
posed for WCDMA. It can be seen in figures that both of
Mapping A and Mapping B has significantly improved
the performance of the PCCC scheme in the error floor
region.
3 Serial Concatenation System Model
Consider the serial concatenation of convolutional
codes as depicted in Figure 2, where the outer code
is a rate −1/2 RSC code and the inner code is a rate
−2/3 RSC code, so that the overall coding rate is equal
to 1/3. Each data frame u = (u1, u2, . . . , uN) appears
to the output of the outer encoder as a sequence of
information (systematic) bits s = (s1, s2, . . . , sN), where
sn = un, for 1 ≤ n ≤ N, and at the same time
is encoded by the outer encoder to form the parity
check sequence p1 = (p11, p12, . . . , p1N). The interlaced
sequence (s, p1) = (s1, p11, s2, p12, . . . , sN , p1N) is per-
muted by the interleaver pi which now has a length of
2N bits. In the original SCCC scheme, the interleaved
version is encoded by the inner encoder to form the
 
Fig. 7 Comparison of modified 4-state PCCC with different mappings and a 512-bit interleaver 
 
Fig. 8 Comparison of modified 4-state PCCC with different mappings and a 2048-bit interleaver 
Figure 7. Comparison of modified 4-state PCCC with different
mappings and a 512-bit interleaver.
 
Fig. 7 Comparison of modified 4-state PCCC with different mappings and a 512-bit interleaver 
 
Fig. 8 Comparison of modified 4-state PCCC with different mappings and a 2048-bit interleaver Figure 8. Comparison of modified 4-state PCCC with different
mappings and a 2048-bit interleaver.
parity check sequence p2 = (p21, p22, . . . , p2N). Then
s, p1 and p2 are multiplexed so that we can denote
the output of the SCCC encoder by a sequence c =
(c1, c2, . . . , cN) of binary triplets cn = (s1, p1n, . . . , p2n).
We consider the binary (±1) modulated output 3-tuples
as a 3-dimensional (3D) signal point, then the combina-
tion of the best rate −2/3 RSC encoder in the term of a
largest Hamming free distance and the Gray mapping
of its outputs to the 3D signal points obviously gives
rise to a best trellis-coded modulation (TCM) code,
namely, in the term of a largest free squared Euclidean
distance.
Let us observe the equivalent representation of turbo
encoder structure as a serial concatenation of RSC codes
in Figure 2. In this configuration the RSC ENCODER2
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Fig. 9 Comparison of modified 4-state PCCC with different mappings and a 4096-bit interleaver 
 
Fig. 10 Comparison of modified 8-state PCCC with different mappings and a 512-bit interleaver 
 
Figure 9. Compari on of modified 4-state PCCC with different
mappings and a 4096-bit interleaver.
 
Fig. 9 Comparison of modified 4-state PCCC with different mappings and a 4096-bit interleaver 
 
Fig. 10 Comparison of modified 8-state PCCC with different mappings and a 512-bit interleaver 
 
Figure 10. Comparison of modified 8-state PCCC with different











Figure 11. Serial concatenation of a RSC code and a coded modu-
lation subsystem.
plays a role of the outer encoder, while the RSC EN-
CODER1 is the inner encoder. Then the BICM principle
applied to the parallel concatenation system can be
extended to the serial concatenation system as it is
depicted in Figure 11. The linear transform T = G,
A, or B is applied to the permuted version of the
sequence (s, p1) = (s1, p11, s2, p12, . . . , sN , p1N) before
encoder. For T A= , the trellis transitions according to input pairs ‘01’ and ‘11’  are swapped. 
For  T B= , the trellis transitions according to input pairs ‘10’ and ‘11’  are swapped.  In the 
same manner we can obtain the labeling of vertices of squares for the mapping A and the 
mapping B in Fig. 6 from the labeling of the square representing Gray mapping.  
 
The decoding is now even simpler than the decoding in the parallel concatenation system, since 
there is no need for the symbol-to-bit converter. The trellis for the APP decoder of the inner code 
is modified in the same manner as it has been done in the encoder. Beside this small 
modification, all decoding processes are the same as in decoding of  SCCC schemes. Note that if 
T G= , i. e. when Gray mapping is used, there is not any modification and, hence, both of the 
parallel and serial concatenation systems turn out to be the original PCCC and SCCC schemes, 
respectively.  
 
Fig. 12 Comparison of the original SCCC and the modified SCCC 
Figure 12 shows the simulation results for the original SCCC with a 4000-bit random interleaver. 
The 8-state rate-1/2 outer RSC has the generators 2 2[1 ,1 ]D D D+ + +  (with 21 D D+ +  as the 
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Figure 12. Comparison of the original S ified SCC .
the permuted sequence is fed to the inner encoder. Part
a) in Figure 11 forms a BICM sys em. We note that
the linear transform can be combined with the inner
encoder, which is also a linear transform, to form a new
encoder for the inner code. The trellis representation
of the new inner encoder can be obtained from the
trellis representation of the original inner encoder by
swapping two input bit pairs according to the applied
transform. Namely, for T = G there is no need for any
modification of the innerencoder. For T = A, the trellis
transitions according to input pairs ‘01’ and ’11’ are
swapped. For T = B, the trellis transitions according
to input pairs ‘10’ and ‘11’ are swapped. In the same
manner we can obtain the labeling of vertices of squares
for the mapping A and the mapping B in Figure 6 from
the labeling of the square representing Gray mapping.
The decoding is now even simpler than the decoding
in the parallel concatenation system, since there is no
need for the symbol-to-bit converter. The trellis for the
APP decoder of the inner code is modified in the same
manner as it has been done in the encoder. Beside this
small modification, all decoding processes are the same
as in decoding of SCCC schemes. Note that if T = G,
i. e., when Gray mapping is used, there is not any
modification and, hence, both of the parallel and serial
concatenation systems turn out to be the original PCCC
and SCCC schemes, respectively.
Figure 12 shows the simulation results for the orig-
inal SCCC with a 4000-bit random interleaver. The 8-
state rate −1/2 outer RSC has the generators [1+ D+
D2, 1 + D2] (with [1 + D + D2] as the feedback). The
16-state rate −2/3 inner RSC has the generators[
1+ D+ D2 0.1+ D2
0.1+ D+ D2 1+ D
]
, (6)
with 1 + D + D2 as the feedbacks. We suppose that
the modified SCCC will show a lower error floor than
the original SCCC does. There is no difference in the
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performance of the modified SCCC with mapping A or
B, since the interleaver is assumed to be an overall in-
terleaver. Remember that the interleaver in the modified
PCCC scheme is the inline interleaver.
4 Conclusion
We have presented a way of lowering the error floor of
PCCC as well as SCCC with BPSK modulation and the
AWGN channel. The new idea is to consider, in general,
the binary modulation of triplets of the PCCC and
SCCC output bits as 3D mappings, so that the PCCC
and the SCCC schemes can be transformed into parallel
and serial concatenation, respectively, of a BICM system
and a binary convolutional code. These schemes are
not the known TTCM schemes, since they deal with
binary modulation and, hence, are much simpler. The
simulation results have shown that new PCCC and
SCCC codes perform better than the original codes in
the error floor region. More importantly, this is done
with only a small modification in the encoders and
decoders.
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